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Both ring oscillators and relaxation oscillators are subsets of RC
oscillators featuring large tuning ranges and small areas. Figure
19.5.1 shows a typical relaxation oscillator with a capacitor and
two switched current sources. Such relaxation oscillators have
two advantages with respect to ring oscillators: 1) they have a
constant frequency tuning gain; and 2) their phase can be read
out continuously due to their triangular (or sawtooth) waveform.
A major disadvantage of practical relaxation oscillators is their
poor phase-noise compared to ring oscillators [1,2,4].
The 1/f2 phase-noise performance of oscillators can be compared
using the FoM definition given in Fig. 19.5.3 [1]. Navid et al. have
shown that at 290K thermodynamics limits the FoM of ring oscil-
lators and relaxation oscillators to -165.3dB and -169.1dB,
respectively [2]. Interestingly, they have also shown that the FoM
of practical ring oscillators is generally better than about -160dB,
while the FoM of practical relaxation oscillators is about 10dB
worse. So in theory relaxation oscillators can be better, but in
practice they are not. Part of the explanation is given in [2]; the
noise added by the comparator, which is present in relaxation
oscillators (cmposc in Fig. 19.5.1) but not in ring oscillators,
increases the phase-noise. We will show below that filtering this
noise by exploiting a switched-capacitor discharge mechanism,
the FoM of a practical relaxation oscillator can be as good as the
FoM of ring oscillators.
Figure 19.5.2 shows the new relaxation oscillator. As in Fig.
19.5.1, I1 charges capacitor C1. However, C1 is not grounded, but
connected across an OTA, and the discharge process exploits a
switched capacitor, C2, which is reversed periodically. The opera-
tion of the circuit is described in the next sentences. The initial
voltage across C2 is Vref,OTA. At t0, I1 is charging C1 at a constant
rate via the OTA, resulting in a linearly decreasing voltage V-. At
t1, V- crosses Vref,osc and cmposc reverses C2. C2 is then being
charged from –Vref,OTA to +Vref,OTA by I1 and the OTA. At t2, C2 is
charged to +Vref,OTA and, as a result, a fixed charge packet equal
to 2C2Vref,OTA has been subtracted from C1. V3 = V+ - V- is a saw-
tooth waveform. Subtracting this fixed charge packet filters out
the noise of the oscillator comparator. The operation is illustrat-
ed in Fig. 19.5.3, which shows the control signal X, V3 and the
output of the comparator cmpout, Vout, is also shown, which pro-
duces an edge whenever voltage V3 reverses polarity. Suppose
now that cmposc is noisy and C2 is reversed at t4 instead of at t3.
Although the duty cycle of Vout is changed (at t5), the active edge
of Vout at t6 is unaffected and so is the phase-noise. This filter tech-
nique is similar to the anti-jitter circuit (AJC) technique used in
open-loop jitter filters [3]; note that we apply a switched-capaci-
tor circuit to subtract the charge packet, which is very power-effi-
cient.  
Filtering out the noise of the oscillator comparator has two con-
sequences: 1) the power dissipated by the oscillator comparator
and its reference can be reduced without deteriorating the phase-
noise; and 2) the two remaining contributions to the 1/f2 phase-
noise are the white noise of the charging and discharging mecha-
nisms. It can be shown that the resulting FoM of such a relax-
ation oscillator is given by the equation in Fig. 19.5.3, where k is
the Boltzmann constant, T the absolute temperature and Pcore is
the power dissipated in the oscillator core: Pcore = VDDIcore (in W).
I1 is the charge current and ΔV1 and ΔV2 (also shown in Fig.
19.5.2) are the voltage headroom reserved for the charging and
the discharging mechanisms, respectively. For a good FoM we
want ΔV1 and ΔV2 to be high and about equal, while we also want
a large V3 swing to reduce the phase-noise floor contribution of
cmpout.
In Fig. 19.5.1 this is not possible, since the sum ΔV1 + ΔV2 + ΔV3
has to fit in the supply VDD. In Fig. 19.5.2 the voltage swing of V3
mainly occurs at the output of the OTA, leaving the full VDD for
ΔV1 + ΔV2.
Instead of reversing C2, C2 could be discharged to ground before
connecting it to V+, which would be easier to implement.
Reversing C2 has some advantages though: 1) ΔV2 can be doubled
without increasing power dissipation; and 2) the time allowed for
settling is doubled (C2 needs to settle only once instead of twice
every period). By reversing C2, both a near optimal and a practi-
cal choice would be ΔV1 = ΔV2 = 2VDD/3. In the case of a sawtooth
waveform, the total core current, Icore, is at least 2I1 in steady
state (= I1 + I2); the discharge current has to be equal to the
charge current. This implies a theoretical FoM of 163.2dB at
290K, which is similar to that of ring oscillators.
Figure 19.5.4 shows the actual implementation of the switched-
capacitor relaxation oscillator. I1 is implemented by a resistively
degenerated PMOST to increase control linearity and decrease
thermal noise. M2 could be biased continuously by I2, but this
would worsen the FoM dramatically. Only when C2 is reversed, S2
is closed briefly (during tosc·I1/I2) and I2 discharges C1 through C2
during this time. When S2 is opened, C2 starts settling to Vref,OTA.
Note that the accuracy of the charge packet with which C1 is dis-
charged is only a function of the settling of C2; noise on I2 does not
affect the accuracy. Vref,OTA is implemented as the gate-source volt-
age of M2 biased at current I1.
The relaxation oscillator of Fig. 19.5.4 has been designed in a
standard 65nm CMOS process (VDD = 1.2V). The main design
choices are: Vref,OTA = VDD/3, Vref,osc = VDD/6, ΔV1 = ΔV2 = ΔV3 =
2VDD/3, I1 = I2 = I2/4 = 25µA, C1 = C2 = 2.5pF. The measurement
buffers, oscillator comparator and its reference are designed to
consume about 2.5mA, 10µA and 5µA, respectively. The circuitry
to switch I2 and reverse C2 reliably consumes about 5µA. As a
result, fosc = 12.5MHz, Icore = 2.8I1 = 70µA. According to the equa-
tion in Fig. 19.5.3, the FoM is expected to be -161.7dB at 290K,
which is similar to the -161.4dB predicted by simulation.
Simulation also predicts a lower oscillation frequency and lower
peak voltages than calculated, mainly due to the gate-source and
gate-drain capacitances of M2. 
Figures 19.5.5 and 19.5.6 show the measurement results. The cir-
cuit is measured using a battery supply. It is fully functional and
the performance is similar for supply voltages between 1.0 and
1.3V. Unfortunately, S2 is closed for somewhat less than tosc·I1/I2,
so the waveform is slightly deformed; this can be easily corrected
in a re-design. The measured FoM is -162dB, which is similar to
both analysis and simulation results. Ten samples have been
measured and all have similar FoMs. 
Measurements illustrate the advantages of a relaxation oscilla-
tor: the phase can be read out continuously and the tuning range
is both large and linear. Measurements also show an outstanding
phase-noise performance; the FoM is at least 7dB better than
state-of-the-art relaxation oscillators [1,2,4] and similar to state-
of-the-art ring oscillators [2]. Note that we include all the core
current consumption. As it seems to be increasingly more difficult
to reach the minimal FoM for ring oscillators in smaller CMOS
technologies [2], relaxation oscillators could well become the pre-
ferred choice of RC oscillators in low-power applications, like sen-
sor networks.
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Figure 19.5.1: Relaxation oscillator based on current sources (which is part of
the general class of relaxation oscillators based on resistors, like in [2]).
Figure 19.5.2: Block-level schematic of a switched-capacitor relaxation 
oscillator.
Figure 19.5.3: Technique to filter out the noise of the oscillator comparator
(cmposc).
Figure 19.5.5: Measured waveforms, frequency tuning range and frequency
tuning gain (Agilent DSO6104A oscilloscope and LeCroy AP033 active differ-
ential probe, R&S FSP spectrum analyzer).
Figure 19.5.6: Measured phase-noise (Agilent E4440A spectrum analyzer,
Keithley 2000 multimeter).
Figure 19.5.4: Actual implementation of a switched-capacitor relaxation 
oscillator.
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Figure 19.5.7: Die micrograph of 65nm CMOS design.
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